Paraelectrical tuning of a charge carrier density as high as 10 13 cm −2 in the presence of a high electronic carrier mobility on the delicate surfaces of correlated oxides, is a key to the technological breakthrough of a field effect transistor (FET) utilising the metal-nonmetal transition. Here we introduce the Parylene-C/Ta2O5 hybrid gate insulator and fabricate FET devices on single-crystalline SrTiO3, which has been regarded as a bedrock material for oxide electronics. The gate insulator accumulates up to ∼10 13 cm −2 carriers, while the field-effect mobility is kept at 10 cm 2 /Vs even at room temperature. Further to the exceptional performance of our devices, the enhanced compatibility of high carrier density and high mobility revealed the mechanism for the long standing puzzle of the distribution of electrostatically doped carriers on the surface of SrTiO3. Namely, the formation and continuous evolution of field domains and current filaments.
INTRODUCTION
A prominent feature of phase transitions in correlated electron systems is the nanoscale dynamics leading to future electronics such as switching devices and novel nonvolatile resistance-change memory applications.
1- 9 In spite of the long-standing research, device prototypes remain limited mainly due to the absence of a method for a continuous (i.e., paraelectrical) and precise electrostatic control (gating) of a two dimensional (2D) charge carrier density 10 13 cm −2 . Furthermore, oxygen and cation stoichiometry are fairly unstable in perovskitetype (ABO 3 ) transition-metal oxides (TMOs).
10 Deposition of dielectric oxides on the surface of ABO 3 channel for gating inevitably results in such kind of defects, introducing randomness and eventually smearing the critical features of metal-insulator transitions. 11 In the face of these challenges, we have chosen to fabricate FET adopting single-crystalline SrTiO 3 for the channel. This compound is a band insulator with a crystal structure characteristic of many TMO Mott insulators, and becomes metallic by electron doping. SrTiO 3 is an n-type wide-gap semiconductor with a band gap of 3.2eV. It is considered as a matrix for spintronic devices due to the unique configuration of the spin-precession vector at the surface and the absence of the Dresselhaus term. 23 The surface of the single crystal can be atomically flat and is widely used as a substrate for correlated TMO thin films, making it preferable candidate to test the suitability of the reported gate insulator for future electronics. Identifying the technical methods and physical mechanism for paraelectric tuning of electronic conduction in two dimensional electron gases (2DEG) created at the surface of SrTiO 3 is a problem of bursting interdisciplinary interest.
12
High-density charge accumulation ∼ 10 15 cm −2 was recently realised 13 through an electric double-layer (EDL) on the surface of electrolytes such as ionic liquids. Although the gating with EDL is a promising method for future correlated electron devices, its viability is hindered, because ionic liquids on the surface of TMOs may trigger redox reactions, causing vacancies at the interface espe- e↵ective channel length in conventional semicon However, as the gate voltage is su ciently in these e↵ects disappear and the channel curren almost Ohmic characteristics. Channel current monotonous increase from ⇠nA to ⇠100µA as voltage is increased up to 40V, thereby demon the continuous electrostatic control of the sheet density.
We have compared the field-e↵ect mobili at room temperature for the samples with Parylene-C thickness. The amount of raw mater monochloro-para-xylylene), total capacitance p area, and thickness of Parylene-C thin film are rized in Table I . All µ F E are plotted against t mated number of sheet carrier density in Fig. 4 (a the field e↵ect mobility was calculated using th tion
In Eq. 1, e is the elementary charge, n ⇤ = C sq the nominal sheet carrier density at the channe deduced from the measured total capacitance, C s capacitance per unit area, and ⇤ = (I/W )/ is the sheet conductance, where I is the chan rent, V = V 2 V 1 is the voltage drop al channel, W (L) is the channel width (length). the channel current I increases immediately w Table I . (b) S-shape Negative Di↵erential Cond served when gate voltage is increased (1-2-3-4-5 corresponding I vs VG (c) graph for Sample C. C rent I doesn't decrease back to the original val is decreased to 0V (6-7-8) displaying a significan associated with stacked insulator structure. Sheet carrier density (x10 12 cm -2 )
power was 2W/inch 2 , and the sample-target distance was 140mm. The thickness of the Ta2O5 layer was around  200nm measured by the surface profiler (KLA Tencor) . Finally, 150nm thick Au gate electrode with an adhesion layer of 5nm Ti was deposited on the top of Ta2O5 by the electron-beam deposition with base pressure below 10 4 Pa. The thickness of Parylene-C layer was deduced for every sample, by using the measured capacitance values of a built-in capacitor (the area is 800µm ⇥ 800µm) as well as the known variables (" of Parylene-C is 3.2, " of Ta2O5 is 25). All the electronic measurements were done using 4155C (Agilent) semiconductor parameter analyzer, with 41501B option to increase the maximum voltage to 200V. The Parylene-C thickness was doublechecked by the S-4800 (Hitachi High-Tech) scanning electron microscope (SEM). For the SEM measurement, the sample was cleaved in liquid N2, since the Parylene-C could not be cleaved easily at room temperature [26] . Fig. 1(b) shows the cross-section image of one of the samples (Sample A in TableI) studied in this project. It is seen that the values obtained by capacitor measurement are in good agreement with SEM values. In order to achieve the sheet carrier density of more than 10 13 cm 2 electrostatically, the thickness of the Parylene-C should be less than 150nm. Such a thin film of Parylene-C usually su↵ers from a large leak current, which should be kept low (<1nA) at all times in order to achieve an e↵ective carrier accumulation at the channel region. It was found that the leak current decreases significantly when the Parylene-C is covered by Ta2O5. Fig. 2 shows the gate leak current as a function of the sheet carrier density for the gate insulators with and without Ta2O5. The sample without Ta2O5 had Parylene-C layer of 3µm thick and the sample with 200nm Ta2O5 had Parylene-C layer of 58nm thick. Although the total thickness of the bilayer gate insulator is ten times thinner than the 3µm thick Parylene-C, the leak current is lower by an order of magnitude similar Sheet carrier density (cm -2 )
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Here, we have engineered a bilayer of poly-monochloropara-xylylene (known as Parylene-C) 16 with Ta 2 O 5 , Fig. 1 . Ta 2 O 5 has a high dielectric constant ε = 25 and a relatively high dielectric strength ∼4 MV/cm. 17 The combination of Ta 2 O 5 and Parylene-C into a single gate insulator enabled a sheet carrier density of
while keeping the field effect mobility of the SrTiO 3 surface at ∼10 cm 2 /Vs. Fabrication details can be found in the Methods Summary. The electronic transport measurements were performed using an Agilent 4155C semiconductor parameter analyser. Fig. 1 (c) shows the gate leak currents plotted against the sheet carrier density for the bilayer gate insulator and for the single Parylene-C gate insulator. Although the total thickness of the bilayer gate insulator is 10 times thinner than the 3 µm-thick Parylene-C, the leak current of the bilayer is an order of magnitude lower, which is similar to the trend reported earlier. 18 Hence, the sputtering deposition of Ta 2 O 5 does not damage the Parylene-C thin film. Fig. 1 (d) depicts an upturn in the increase of the field effect mobility at sheet carrier densities 2 − 4 × 10 12 cm −2 . The field effect mobility is defined
RESULTS
is the sheet conductance and n sq ≡ C sq (V G − V th )/e is the nominal sheet carrier density in the channel region. I SD is the channel current, L o (and ∆V ) is the distance (and voltage difference) between channel electrodes V 2 and V 1 , W is the channel width, C sq is the measured total capacitance per unit area, and e is the elementary charge. Although I SD increased almost exponentially with the application of V G , the I SD -V G behaviour is different from that in the conventional subthreshold regime. In fact, all our samples showed extremely large µ FE , ∼10 cm 2 /Vs at large carrier densities (i.e., large V G ) without reaching saturation even at room temperature. Thus, we set the threshold voltage V th = 0. Notably, µ FE is an order of magnitude larger than earlier reports for a Parylene-C/SrTiO 3 FET at room temperature (µ FE = 0.3 cm 2 /Vs for n sq = 3×10 12 cm −2 ), 19 and comparable to the bulk Hall mobility of SrTiO 3 .
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The typical I SD -V SD characteristics of Sample B in Fig. 2 (a) indicate that the current saturates for large V SD as in conventional semiconductor FETs, where it occurs due to the pinch-off of the channel. The saturation vanishes when the channel current in Fig. 2 (a) is plotted against the voltage drop inside the channel ∆V , Fig. 2 (b) . Hence, the pinch-off region is rather small even at low V G and emerges between the drain and the V 2 electrode for V SD below 5 V. Fig. 2 (c) shows that the current increases monotonically from ∼1 nA to ∼100 µA as the gate voltage increases up to 40 V, thereby demonstrating a continuous electrostatic control of the sheet carrier density. Furthermore, for small fixed values of V G , although the channel current does not change very much (Fig. 3 (a) ), the ratio ∆V / V SD decreases rapidly with increasing V SD . This feature can be associated with the formation of field domains. 21 We also observe that in various parameter conditions, ∆V / V SD approaches the geometrical value ∼0.37 = (V 1 -V 2 distance 295µm)/(source-drain distance 800 µm). This indicates that in those regimes the contact resistance between SrTiO 3 and Al electrodes, which is expected to be ohmic, is indeed negligibly small compared to the channel resistance of SrTiO 3 . It is interesting, however, to observe the behaviour of ∆V / V SD with increasing V G and with fixed (small) value of V SD in Fig. 3 (a) . This feature is the so-called S-type negative differential resistivity (SNDR) associated with the formation of current filaments.
21
The rather complicated behaviour of the I SD vs (∆V / V SD ) curves in Fig. 3 (a) was qualitatively reproduced ( Fig. 3 (b) ) by a model calculation based on the following assumptions: (i) the existence of a low V G regime where charge carriers are mainly spatially and inhomogeneously confined in cells, and move through the channel region by incoherent tunnelling, (ii) a higher V G regime where the conductive cells overlap and percolating conduction paths are formed, and (iii) a well developed homogeneous 2DEG with barriers formed at the interfaces. We modelled the experimental system through a 2D resistor network array where the transport properties of each cell is determined primarily by the local electron density. The cells are assumed to be randomly distributed shallow potential wells for carriers with a site dependent potential strength ψ dis (r). At low V G and V SD , the cells have low density and the carriers are confined. The carriers move between cells by a variable range hopping (VRH) mechanism. At higher applied voltages, the occupation of cells increases and the carriers delocalise, augmenting their mobility. For given external potentials V G and V SD , we solve for the resistor network and compute the local voltages at all cells along the 2D channel. These local voltages are then compared to the corresponding values of the local confining potential of the cell ψ dis (r). If their difference is negative, the mobility is assumed to be the VRH type, whereas if it is positive, we adopt a much larger value, consistent with a band-like conduction in the metallic state. The interfaces at the source and drain electrodes are simply modelled as barriers with potential height ψ b . The details of the model and the numerical study are presented in the Supplementary Materials. Our numerical study captures the qualitative transport behaviour shown in Fig. 3 , providing new insight to the conduction states of 2DEGs in SrTiO 3 . In fact, it demonstrates that the system evolves through a variety of regimes connected through crossovers depicted schematically in Fig. 4 .
DISCUSSION
In summary, we have demonstrated that the Parylene-C/Ta 2 O 5 bilayer overcomes previous limitations, achieving the required large electrostatic carrier doping, while keeping a high quality interface with the TMO. The hybrid gate insulator can sustain a sheet carrier density of 8×10
12 cm −2 , without introducing formidable damage to the channel interface, as the field-effect mobility of SrTiO 3 exceeds 10 cm 2 /Vs, even at room temperature. The excellent agreement of our numerical study with measurements on the hybrid gate insulator, indicate a continuous evolution through a variety of different regimes, including tuneability of field domains and current filaments on the surface of SrTiO 3 . Our findings provide a novel method for paraelectrical tuning of metalnonmetal transitions in correlated electron devices made of ABO 3 -type TMOs. Notably, the fabrication details and physical mechanism reported here may be applied towards emergent oxide electronics controlled by low dimensional charge carrier transport.
Further to the practical interest, low temperature studies on similar devices would reveal whether granular superconductivity 22 in SrTiO 3 could be realised for small V G and V SD . Indeed, the behaviour of possible superconducting cells with dimensions comparable to characteristic length scales may be considerably different from bulk materials. Moreover, the quantum confinement in the cells may lift the degeneracy of the lowest energy band of SrTiO 3 , affecting the Rashba effect on its surface.
23

METHODS SUMMARY
Preparation of Parylene-C thin film was performed as follows. In a φ 46 mm quartz tube, di-monochloropara-xylylene was sublimated at 150
• C, the dimer flew into a high temperature (800
• C) region, 24 where it was cleaved into two monomer units. 16 The reactive intermediates were then transported to a room temperature deposition chamber at the pressure of 2×10 −4 Pa. Upon condensation on the surface of single-crystalline SrTiO 3 , spontaneous polymerisation into Parylene-C took place. The Parylene-C thin film deposited through this so-called Gorham method 16 provides excellent conformal coating on the SrTiO 3 surface. The thin film of Ta 2 O 5 was deposited directly on the top of the Parylene-C by radio frequency (rf) sputtering at room temperature. We used a Ta Fig. 3 . For increasing VG, the channel varies from insulator to relatively good metal as the size of the conductive cells increases and a percolating current filament is formed. This represents SNDR. Meanwhile, for increasing VSD, the region near the drain electrode is pinched off. By controlling the two parameters VSD and VG, we can realise the formation and continuous evolution of field domains and current filaments; i.e., the competition of SNDR and the interface depletion at drain, which is not only the main topic of the research for the resistance change memory 9 but also a common problem associated to the future oxide electronics. The filament can be ruptured by the Joule-heating at the interface to the metal electrode (called faucet 27 ); one of the widely accepted models of the nonvolatile resistance change (fuse-antifuse resistive switching 9 ).
electrode with a 5 nm Ti adhesion layer was deposited by electron-beam deposition. The thickness of the Parylene-C layer was estimated from the measured capacitance of a built-in capacitor (of area 800 × 800 µm 2 ), using the known values ε = 3.2 for Parylene-C, and ε = 25 for Ta 2 O 5 .
We used the Al metal for source and drain electrodes; Al gives ohmic contact to SrTiO 3 . For the other parts of the device fabrication process, we followed the same method and used the same materials as reported by Nakamura et al.
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For some samples, the thickness of the gate insulator was also measured by an S-4800 (Hitachi High-Tech) scanning electron microscope (SEM); the values were in good agreement with those estimated from the capacitance. Since the Parylene-C is much softer than Ta 2 O 5 , when we tried to expose the cross sections for the SEM measurement, either cutting with a scalpel or simply cleaving, the bilayer at room temperature easily deformed (stretches and shrinks at the ends) the Parylene-C layer, and the fibrils of Parylene-C always extended out of the cross section. We found that freezing the samples in liquid N 2 facilitates the cleaving. Fig. 1 (b) shows the comparison of the cross section of a sample cleaved at room-temperature and one at liquid-N 2 temperature. The Parylene-C cross section in the latter case appears rather lumpy. However, this was never observed in the cross sections of the samples cleaved at room-temperature; thus, it is likely that the uneven cross section is due to the steep rise of temperature with heavy bedewing in air after the cleavage in liquid-N 2 . It has been shown that a conventionally deposited planar Parylene-C thin film 16 does not possess nanostructured morphology. 
